0% Complete
صفحه اصلی
/
سی و سومین کنفرانس بین المللی مهندسی برق
Ultra-Low-Latency QCA Adder Design Using an Innovative Carry Generator
نویسندگان :
Mohammad Mahdi Cheraghi
1
Reza Omidi
2
Ali Azarpeyvand
3
1- University of Zanjan
2- University of Zanjan
3- University of Zanjan
کلمات کلیدی :
Carry-Generator Gate،QCA،QCA Adder،Parallelism،Adder Block،Full Adder
چکیده :
Adders are essential components in digital systems and are widely studied in various technologies such as Complementary Metal Oxide Semiconductor (CMOS) and Quantumdot Cellular Automata (QCA). Previous research in CMOS has aimed to reduce the critical path delay by using traditional methods such as Carry Select Adder (CSA) and Carry Lookahead Adder (CLA). However, these methods are not effective in QCA technology as the wiring costs increase the latency more than simple Ripple Carry Adders (RCAs). To enhance adder designs, we utilize the distinctive features of QCA technology. In this paper, we focus on arry generation latency as the main factor of latency in adders and introduce novel circuits that operate in ¼ clock cycles and decrease carry generation delay and area. We also design fast adder blocks that achieve 57.9% and 28.0% reductions in delay time and 76.0% and 11.6% in area compared to CLA and RCA design methods, respectively. Our proposed QCA circuit designs demonstrate a considerable improvement over conventional QCA adders by utilizing the unique properties of quantum cells and minimizing delay time in the QCA adder’s critical path.
لیست مقالات
لیست مقالات بایگانی شده
A Multilevel Ac-Ac Converter with Input-series and Output-Parallel as Dynamic Voltage Restorer
Seyed mohsen Mortazavi - Reza Beiranvand
A Simulation of Bayesian Surprise
Alireza Maleki - Ali Taherinassaj - Hoda Mohammadzade
The Conduction Mechanism in Micron-Thick ZnO Layers Grown on Si Substrates by Spray Pyrolysis
Mohsen Gharesi - Alireza Karimpour - Reza Razmand - Faramarz Hossein-Babaei
تشخیص حرکت دست با تکنیک ORB و شبکه عصبی پیچشی
مهین مقبلی - فرحناز مهنا - پوریا جعفری
بهبود پردازش وفقی فضا-زمان (STAP) در سیستمهای رادار هوابرد با استفاده از الگوریتمهای آگاه به تنک بودن (Sparsity) سیستم
علی شیخیان - سارا میهن دوست - نعمت الله عزتی - احسان مصطفی پور
Low-Cost Clock Distribution Network in Highly Compact Integrated Circuits Against Single Event Transients
Ehsan Borhani nia - Amir Mohammad Hoseini
High Performance and Low Power Spintronic Binarized Neural Network Hardware Accelerator
Milad Tanavardi Nasab - Arefe Amirany - Mohammad Hossein Moaiyeri - Kian Jafari
The change in Individual Alpha Frequency during Neurofeedback training
Maryam Dorvashi - Neda Behzadfar
High-Precision Simple-Expandable Loser Take All (LTA) Circuit
Hossein Yaghoobzade Shadmehri - Ehsan Rahiminejad - Mohaddeseh Ghaeni
A Novel Step-up Converter Based on Active Network and Coupled-Inductor Technique with Soft Switching Operation
Mohammadreza Zeynalhosseyni - Reza Beiranvand
ثمین همایش، سامانه مدیریت کنفرانس ها و جشنواره ها - نگارش 40.4.2