کنفرانس مهندسی برق ایران

صفحه اصلی / سی و سومین کنفرانس بین المللی مهندسی برق

FPGA-Based Multiplier with a New Approximate Full Adder for Error-Resilient Applications

نویسندگان :

Ali Ranjbar¹ Elham Esmaeili² Shabnam Rafiei³ Nabiollah Shiri⁴

1- دانشگاه آزاد اسلامی واحد شیراز 2- دانشگاه آزاد اسلامی واحد شیراز 3- دانشگاه آزاد اسلامی واحد شیراز 4- دانشگاه آزاد اسلامی واحد شیراز

کلمات کلیدی :

approximate computing،approximate full adder،multiplier،mean filter

چکیده :

Electronic devices primarily aim to offer low power consumption, high speed, and a compact area. The performance of very large-scale integration (VLSI) devices is influenced by arithmetic operations, where multiplication is a crucial operation. Therefore, a high-speed multiplier is essential for developing any signal-processing module. Numerous multipliers have been reviewed in existing literature, and their speed is largely determined by how partial products (PPs) are accumulated. To enhance the speed of multiplication beyond current methods, an approximate adder-based multiplier is introduced. This approach allows for the simultaneous addition of PPs from two consecutive bits using a novel approximate adder. The proposed multiplier is utilized in a mean filter structure and implemented in ISE Design Suite 14.7 using VHDL and synthesized on the Xilinx Spartan3-XC3S400 FPGA board. Compared to the literature, the proposed multiplier achieves power and power-delay product (PDP) improvements of 56.09% and 73.02%, respectively. The validity of the expressed multiplier is demonstrated through the mean filter system. Results show that it achieves power savings of 33.33%. Additionally, the proposed multiplier provides more accurate results than other approximate multipliers by expressing higher values of peak signal-to-noise ratio (PSNR), (30.58%), and structural similarity index metric (SSIM), (22.22%), while power consumption is in a low range.